Gowthami, P., & Satyanarayana, R. V. S. (2018). FPGA Implementation of Reversible Adder/Subtractor. Asian Journal of Engineering and Applied Technology, 7(2), 16–20. https://doi.org/10.51983/ajeat-2018.7.2.1011