Gowthami, P., and R. V. S. Satyanarayana. “FPGA Implementation of Reversible Adder/Subtractor”. Asian Journal of Engineering and Applied Technology, vol. 7, no. 2, July 2018, pp. 16-20, doi:10.51983/ajeat-2018.7.2.1011.