Gowthami P, Satyanarayana RVS. FPGA Implementation of Reversible Adder/Subtractor. AJEAT [Internet]. 2018 Jul. 8 [cited 2024 Dec. 22];7(2):16-20. Available from: https://ojs.trp.org.in/index.php/ajeat/article/view/1011