

An Integrated Bridgeless PWM Based Power Converter for Power Factor Correction

K.R. Akhila¹ and Selva Pradeep²

¹PG Student-PED,²Assistant Professor,

Department of EEE, St. Xaviers Catholic College of Engineering, Chunkankadai - 629 003, Tamil Nadu, India

E-mail: akhilaremesh@gmail.com, sselvapradeep@gmail.com

(Received on 10 March 2014 and accepted on 15 May 2014)

Abstract - This paper proposes a new integrated bridgeless PWM based power converter for power factor correction. The proposed converter integrates the bridgeless boost rectifier with the asymmetrical pulse-width modulation half-bridge dc-dc converter. The proposed converter provides an isolated dc output voltage without using any full-bridge diode rectifier. Conduction losses are lowered by eliminating the full-bridge diode rectifier. Zero-voltage switching of the power switches reduces the switching power losses. The proposed converter provides high power factor and direct power conversion from the line voltage to an isolated dc output voltage without using the full bridge diode rectifier and also gives a high efficiency, and low cost. Conduction losses are lowered with a simple circuit structure.

Keywords: Power converter, Asymmetrical pulse width modulation, Bridgeless, Half bridge, Single stage, Zero-voltage switching (ZVS).

I. INTRODUCTION

The advances in power factor correction (PFC) technology have enabled the development of single-phase ac-dc converters in the recent pieces of literature. The previous single-stage PFC ac-dc converters need the full-bridge diode rectifier. The full-bridge diode rectifier increases the conduction losses and decreases the power efficiency. Especially, at low line voltage, the full-bridge diode rectifier causes high conduction losses, resulting in additional thermal management. These problems can be overcome by eliminating the full-bridge diode rectifier. Up

to now, however, any bridgeless single-stage PFC ac-dc converter has not been reported for single stage PFC ac-dc converters.

A number of single-stage PFC ac-dc converters have been introduced in the literature. Among them, discontinuous-conduction-mode (DCM) single-stage PFC ac-dc converters are widely used for their simple and efficient structures. Generally, two power stages of the PFC circuit and dc-dc converter are simplified by sharing a common switch or a pair of switches. Most single-stage PFC ac-dc converters use single-switch dc-dc converter topologies such as fly back and forward converters. However, the single-stage single-switch ac-dc converters operate under hard-switching condition.

The voltage stresses of switching devices and power conversion efficiency have not been optimized yet. The practical use of the single-stage single-switch ac-dc converters has been limited for low-power applications with power levels lower than 80 W. Single-stage soft-switching ac-dc converters have been developed to improve the performance of single-stage PFC ac-dc converters. Single-stage soft-switching ac-dc converters based on the half-bridge converter topology are attractive because they provide low component count and zero-voltage switching (ZVS) operation of the power switches. Similar efforts have been put in optimizing and improving the performance of the converter by using active clamping techniques.




Fig.1 circuit diagram of the proposed converter

II. CIRCUIT DESCRIPTION

Fig.1 shows the circuit diagram of the proposed converter. The bridgeless boost rectifier consists of the boost inductor L_b , dc-link capacitor C_d , and switching devices D_1 , D_2 , S_1 , and S_2 . D_1 and D_2 are slow-recovery diodes. S_1 and S_2 are metal-oxide-semiconductor field-effect transistors (MOSFETs). DS_1 and DS_2 are body diodes of S_1 and S_2 , respectively. CS_1 and CS_2 are the output capacitors of S_1 and S_2 , respectively.

The APWM half-bridge dc-dc converter consists of C_d , S_1 , S_2 , blocking capacitor C_b , transformer T , output diodes D_{01} and D_{02} , output filter inductor L_o , and output filter capacitor C_o . R_o is the output resistor. By sharing C_d , S_1 and S_2 , the proposed converter integrates the bridgeless boost rectifier with the APWM half bridge dc-dc converter.

III. THEORETICAL ANALYSIS

Principle of Operation

For both positive and negative half-line cycle of v_i , the proposed converter has symmetric operation. In the positive half-line cycle, S_1 is controlled with duty ratio D . Then, the conduction times of the switches S_1 and S_2 are DT_s and $(1-D)T_s$, respectively. When S_1 is turned on, the input current i_i flows through L_b , D_1 , and S_1 . When S_1 is turned off, the input current i_i flows through L_b , D_1 , C_d , S_2 , and DS_2 . In the negative half-line cycle, S_2 is controlled

with duty ratio D . Then, the conduction times of the switches S_1 and S_2 are $(1-D)T_s$ and DT_s , respectively. When S_2 is turned on, the input current i_i flows through S_2 , D_2 , and L_b . When S_2 is turned off, the input current i_i flows through S_2 , D_2 , C_d , D_1 , and L_b . The transformer T has the magnetizing inductor L_m and leakage inductor L_{lk} with the turns ratio of $1 : n$.

Interval 1 [t_0, t_1]:

At $t = t_0$, S_1 is turned on. The input current i_i flows through L_b , D_1 , and S_1 . The boost inductor L_b stores energy from the line voltage. The voltage across L_m is $V_d - V_b$. The primary current i_p increases as

$$i_{lb}(t) = v_i/L_b(t-t_0) \quad (1)$$

Transformer T transfers energy to the output through the output diode D_{o1} . The switch current i_{S1} is the sum of boost inductor current i_{Lb} and the primary current i_p .

Interval 2 [t_1, t_2]

When At $t = t_1$, S_1 is turned off. As the primary current i_p charges CS_1 and discharges CS_2 , the voltage V_{S2} across S_2 decreases from V_d to zero. Since the time interval in this mode is negligible compared to T_s , the primary current i_p and boost inductor current i_{Lb} are considered to be constant. When the voltage V_{S2} across S_2 is zero, the primary current i_p begins to flow the body diode DS_2 of S_2 .




Fig .2 Interval 1 operation




Fig.3 Interval 2

Interval 3 [t2, t3]

At $t = t_2$, S2 is turned on. ZVS of S2 is achieved because the voltage V_{S2} across S2 is zero. The input current i_i flows through L_b , D_1 , C_d , S_2 , and D_{S2} . The energy stored in the boost inductor L_b is released to the dc-link capacitor C_d . The voltage across L_m is $-V_b$. The primary current i_p decreases as

$$i_{lb}(t) = i_{lb}(t_2) - v_i / L_b (t - t_2) \quad (2)$$

The transformer T transfers energy to the output through the output diode D_{o2} . The switch current i_{S2} is the sum of boost inductor current i_{Lb} and the primary current i_p as

Interval 4 [t3, t4]

At $t = t_3$, S2 is turned OFF. As the primary current i_p charges C_{S2} and discharges C_{S1} . The voltage V_{S1} across S_1 decreases from V_d to zero, while the voltage V_{S2} across S_2 increases from zero to V_d . As long as the switch S_1 is turned ON before the Magnetizing current i_{Lm} changes its direction; ZVS of S_1 can be assured. At the secondary side, the output filter inductor current i_{Lo} freewheels through both output diodes D_{o1} and D_{o2} .




Fig.4 Mode 3 operation




Fig.5 Mode 4 operation

Interval 5 [t4, t5]

At t = t5, the voltage VS1 across S1 is zero.

The primary current i_p begins to flow the body diode DS1 of S1. ZVS of S1 can be achieved when S1 is turned on again.




Fig.6 Mode 5 operation

IV. CIRCUIT ANALYSIS

A. Power Factor

The boost inductor L_b operates at DCM. Then, the peak boost inductor current i_{Lb} , peak follows the line voltage v_i with a fixed duty ratio to supply the output power for a constant output voltage. Suppose that the converter is lossless and the duty ratio is fixed, the boost inductor L_b should be determined as

$$L_b < V_{in} \cdot 2DT_s / 2P_{omax} \tag{3}$$

It is defined as the ratio of the real to apparent power. Apparent power is defined as the square root of the sum of the real and reactive power.

B. Efficiency

It is defined as ratio of the output real power to the reactive power.

1. DC Characteristics

From the volt-second balance relation on the magnetizing inductor L_m during T_s , the voltage V_b across the capacitor C_b is expressed as

$$V_b = DV_d \tag{4}$$

From the volt-second balance relation on the output filter inductor L_o during T_s , the following relation between the output voltage V_o and the dc-link capacitor voltage V_d is expressed:

$$V_o / V_d = 2ND(1 - D) \tag{5}$$

V. SIMULATION AND RESULTS

The circuit design was simulated using MATLAB; the schematic circuit is shown in Fig.7 shows the simulation results when the proposed converter supplies 250 W output power.

The proposed bridgeless single-stage ac-dc converter provides high power factor and direct power conversion from the line voltage to an isolated dc output voltage without the using full-bridge diode rectifier. Fig.8 shows the simulated output of source voltage and current.

When the moment switching pulse is withdrawn, power transfer took place immediately and voltage across the main MOSFET is restored.




Fig. 7 Simulation diagram




Fig. 8 Source voltage and current

If we properly adjust the delay between turn-off of switch S1 and turn-on of switch S2, we can get ZVS condition for the main switch and auxiliary switch.

The voltage across switch S2 falls before applying the gate pulse. This indicates the ZVS operation of S2. It can be observe that turn-off transition of S2 is capacitance assisted ZVS. Fig. 9 shows the simulated output voltage and current.




Fig. 9 Output voltage and current

The proposed converter achieves a high-efficiency of 93% with almost unity power factor at 90 Vrms line voltage. Compared to the previous approaches (single-stage design and two-stage design [10]), the proposed approach increase the power efficiency and reduce component counts by lowering conduction losses and by eliminating the full-bridge diode rectifier in the single-stage PFC ac-dc converters. More detailed efficiency comparison, experimental waveforms and circuit design guideline will be discussed in further work.

VI. CONCLUSION

As a new single-stage PFC scheme, this paper has proposed an integrated bridgeless PWM based power converter. The proposed converter gives a high efficiency by reducing the conduction losses and switching losses.

The proposed converter has the following features for the bridgeless single-stage PFC ac-dc converters:

1. Low switching losses by the ZVS operation of power switches.
2. Simple control method for PFC and output voltage regulation.
3. Low conduction losses by essentially eliminating the full bridge diode rectifier.
4. Reduced component counts by integrating two power conversion.

REFERENCES

- [1] J. Y. Lee, "Single-stage AC/DC converter with input current dead-zone control for wide input voltage ranges," *IEEE Transactions on Industrial Electronics*, Vol. 54, No. 2, pp. 724-732, Apr. 2007.
- [2] S. Luo, W. Qiu, W. Wu, and I. Batarseh, "Flyboost power factor correction cell and a new family of single-stage AC/DC converters," *IEEE Transactions on Power Electronics*, Vol. 20, No. 1, pp. 25-34, Jan. 2005.
- [3] C. Qiao and K. M. Smedley, "A topology survey of single-stage power factor corrector with a boost type input current shaper," *IEEE Transactions on Power Electronics*, Vol. 16, No. 3, pp. 360-368, May 2001.
- [4] H. E. Tacca, "Power factor correction using merged flyback-forward converters," *IEEE Transactions on Power Electronics*, Vol. 15, No. 4, pp. 585-594, Jul. 2000.
- [5] R. T. Chen, Y. Y. Chen, and Y. R. Yang, "Single-stage asymmetrical half-bridge regulator with ripple reduction technique," *IEEE Transactions on Power Electronics*, Vol. 23, No. 3, pp. 1358-1369, May 2008.
- [6] T. Shimizu, K. Wada, and N. Nakamura, "A novel single-stage half bridge AC-DC converter with high power factor," *IEEE Transactions on Industrial Electronics*, Vol. 48, No. 6, pp. 1219-1225, Dec. 2001.
- [7] W. Y. Choi, et al, "Single-stage soft-switching converter with boost type of active clamp for wide input voltage ranges," *IEEE Transactions on Power Electronics*, Vol. 24, No. 3, pp. 730-741, Mar. 2009.
- [8] Y. M. Liu and L. K. Chang, "Single-stage soft-switching AC-DC converter with input current shaping for universal line applications," *IEEE Transactions on Industrial Electronics*, Vol. 56, No. 2, pp. 467-479, Feb. 2009.
- [9] W. Y. Choi, et al, "Bridgeless boost rectifier with low conduction losses and reduced diode reverse-recovery problems," *IEEE Transactions on Industrial Electronics*, Vol. 54, No. 2, pp. 769-780, Apr. 2009.
- [10] W. Y. Choi, J. M. Kwon, and B. H. Kwon, "Efficient LED backlightpower supply for liquid-crystal display" *IET Proceeding on Electric Power Applications*, Vol. 1, No. 2, pp. 133-142, Mar. 2007.
- [11] W. Y. Choi, J. M. Kwon, and B. H. Kwon, "Bridgeless dual-boost rectifier with reduced diode reverse-recovery problems for power-factor correction" *IET Proceeding on Power Electronics*, Vol. 1, No. 2, pp. 194-202, Jun. 2008.
- [12] L. Huber, Y. T. Jang, and M. M. Jovanovic, "Performance evaluation of bridgeless PFC boost rectifiers," *IEEE Transactions on Power Electronics*, Vol. 23, No. 3, pp. 1381-1390, May 2008.
- [13] C. E. Kim and G. W. Moon, "Input voltage feedforward circuit minimizing current stress of voltage doubler rectifier asymmetrical halfbridgeconverter," *IEEE Transactions on Industrial Electronics*, Vol. 55, No. 5, pp. 2222-2224, May 2008.
- [14] AnuradhaTomar and Dr. Yog Raj Sood, "All About Harmonics in Non-Linear PWM Ac Drives", *International Journal of Electrical Engineering & Technology (IJEET)*, Volume 3, Issue 1, 2012, pp. 138 - 144, ISSN Print : 0976-6545, ISSN Online: 0976-6553.
- [15] Vishal Rathore and Dr. ManishaDubey, "Speed Control ofAsynchronous Motor using Space Vector PWM Technique", *International Journal of Electrical Engineering & Technology (IJEET)*, Volume 3, Issue 3, 2012, pp. 222 - 233, ISSN Print : 0976-6545, ISSN Online: 0976-6553.
- [16] M.Gopinath, "Hardware Implementation of Bridgeless PFC Boost Converter Fed Dc Drive", *International Journal of Electrical Engineering & Technology (IJEET)*, Volume 3, Issue 1, 2012, pp. 131 - 137, ISSN Print : 0976-6545, ISSN Online: 0976-6553.