Implementation of Digital Pulse Width Modulators Using Frequency Divider Method in FPGA
DOI:
https://doi.org/10.51983/ajeat-2014.3.1.699Keywords:
DPWM- Digital Pulse Width Modulator, FPGAField Programmable Gate Array,, DCM- Digital Clock Manager, Phase shiftAbstract
The Digital pulse width modulators are used for digital control applications. When the requirement of clock frequency exceeds the required limit the switching frequency of the power converter also increased. In this paper a new architecture for digital pulse width modulator is proposed. The proposed method is based on digital clock manager which is present in the Spartan 3 FPGA. The architecture will be implemented in FPGA Spartan 3 and the performances are verified.
References
Denis Navarro, O´ scar Luc´ıa, Member, IEEE, Luis Angel Barraga´n, Jose´ Ignacio Artigas, Isidro Urriza, and O´ scar Jime´nez, Student Member, IEEE ‘Synchronous FPGA-Based High-Resolution Implementation of Digital Pulse-Width Modulators’ IEEE transactions on power electronics, vol. 27, no. 5, may 2012.
M. G. Batarseh, W. Al-hoor, L. Huang, C. Iannello, and I. Batarseh, ‘Segmented Digital clock manager FPGA based digital pulse width modulator technique’ in Proc. Power Electron. Spec. Conf., 2008, pp. 3036–3042.
A. de Castro and E. Todorovich, ‘High resolution FPGA DPWM based on variable clock phase shifting,’ IEEE Trans. Power Electron., vol. 25, no. 5, pp. 1115–1119, May 2010.
A. de Castro and E. Todorovich, ‘DPWM based on FPGA clock phase shifting with time resolution under 100 ps,’ in Proc. IEEE Power Electron. Spec. Conf., 2008, pp. 3054–3059.
S. C. Huerta, A. de Castro, O. Garcia, and J. A. Cobos, ‘FPGAbased digital pulse-width modulator with time resolution under 2 ns,’ IEEE Trans. Power Electron., vol. 23, no. 6, pp. 3135–3141, Nov. 2008.
M. Scharrer, M. Halton, T. Scanlan, and K. Rinne, ‘FPGA-based multiphase digital pulse width modulator with dual-edge modulation,’ in Proc. IEEE Appl. Power Electron. Conf. Expo., 2010, pp. 1075–1080.
A. Syed, E. Ahmed, D.Maksimovic, and E. Alarcon, ‘Digital pulse width modulator architectures,’ in Proc. IEEE Power Electron. Spec. Conf., Jun. 2004, vol. 6, pp. 4689–4695.
Downloads
Published
How to Cite
Issue
Section
License
Copyright (c) 2014 The Research Publication
This work is licensed under a Creative Commons Attribution-NonCommercial-NoDerivatives 4.0 International License.
