Design of Reversible Logic Gates for Digital Applications

Authors

  • M. Saravanan Department of EIE, Sree Vidyanikethan Engineering College, Tirupati, Andra Pradesh, India
  • K. Suresh Manic School of Engineering, Taylor’s University, Malaysia
  • Umasuresh Research Scholar, University of Malaya, Malaysia
  • Aravind CV School of Engineering, Taylor’s University, Malaysia
  • John Wiselin Immanuel JJ Arasar College of Engineering, Tamil Nadu, India

DOI:

https://doi.org/10.51983/ajes-2013.2.1.1851

Keywords:

Quantum computing, Reversible logic gates, Digital systems

Abstract

Recent applications of quantum computing is the design and evaluations on the reversible logic technology. The digital systems widely utilize the code conversion technology in enhancing the data security and also minimize the required hardware. This nano-metric technology is high prolific in digital systems as it minimize the power consumption in logic circuits. This paper proposes the reversible logic design for such a code conversion including the binary to gray code, gray to binary code, BCD to excess 3 codes, excess 3 to BCD code.

References

R. Landauer, Irreversibility and heat generation in the computing process, IBM J. Research and Development, Vol.5, No.3, pp.183- 191, 1961.

C.H. Bennett, Logical reversibility of computation, IBM J. Research and Development, Vol.17, pp.525-532, 1973.

P. Kerntopf, M.A. Perkowski and M.H.A. Khan, On universality of general reversible multiple valued logic gates, IEEE Proceeding of the 34th international symposium on multiple valued logic (ISMVL’04), pp.68-73, 2004.

M. Perkowski, A. Al-Rabadi, P. Kerntopf, A.Buller, M. Chrzanowska-Jeske, A. Mishchenko, M. Azad Khan, A. Coppola, S. Yanushkevich, V.Shmerko and L. Jozwiak, A general decomposition for reversible logic, Proc. RM’2001, Starkville, pp.119-138, 2001.

M. Perkowski and P. Kerntopf, Reversible Logic. Invited tutorial, Proc. EURO-MICRO, Sept 2001, Warsaw, Poland, 2001.

Thapliyal Himanshu and M.B. Srinivas, Novel reversible TSG gate and its application for designing reversible carry look ahead adder and other adder architectures, Proceedings of the 10th Asia-Pacific Computer Systems Architecture Conference (ACSAC 05). Lecture Notes of Computer Science, Springer-Verlag, Vol.3740, pp.775- 786, 2005.

R. Feynman, Quantum mechanical computers, Optics News, Vol.11, pp.11-20, 1985.

M. Saravanan, K. Cholan and G.Abhishek, Design of Noval Reversible Multiplier Using MKG Gate in Nanotechnology, Proceedings of National Conference on Automation Control and Computing (NCACC-10), 2010.

S.N. Mahammad, K. Veezhinathan, Constructing Online Testable Circuits Using Reversible Logic, IEEE Journal of Instrumentation and Measurement, Vol.59, No.1, pp.101-109, Jan 2010

T. Toffoli, Reversible computing, Tech Memo MIT/LCS/TM-151. MIT Lab for Computer Science, 1980.

A. Peres, Reversible logic and quantum computers, Physical Review: A, Vol.32, No.6, pp.3266-3276, 1985.

M.H. Azad Khan, Md. Design of full adder with reversible gate. International Conference on Computer and Information Technology, Dhaka, Bangladesh, pp.515-519, 2002.

M. Haghparast and K. Navi, A Novel Reversible Full Adder Circuit for Nanotechnology Based Systems. J. Applied Sci., Vol.7, No.24, pp. 3995-4000, 2007.

M. Haghparast and K. Navi, Design of a Novel Fault Tolerant Reversible Full Adder For Nanotechnology Based Systems, World Appl. Sci. J., Vol.3 No.1, 114-118, 2008

Downloads

Published

05-05-2013

How to Cite

Saravanan, M., Suresh Manic, K., Umasuresh, Aravind CV, & John Wiselin. (2013). Design of Reversible Logic Gates for Digital Applications. Asian Journal of Electrical Sciences, 2(1), 36–40. https://doi.org/10.51983/ajes-2013.2.1.1851

Issue

Vol. 2 No. 1 (2013): January-June 2013

Section

Articles

License

Copyright (c) 2013 The Research Publication

Creative Commons License

This work is licensed under a Creative Commons Attribution-NonCommercial-NoDerivatives 4.0 International License.

Most read articles by the same author(s)